UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P O Box 1450 Alexandria, Virgima 22313-1450

NOTICE OF ALLOWANCE AND FEE(S) DUE

23413 7590 0629/2009
CANTOR COLBURN, LLP
20 Church Street
22nd Floor
Hartford, CT 06103

EXAMINER
ROSSOSHEK, YELENA
ART UNIT PAPER NUMBER
2825

DATE MAILED: 06/29/2009

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/589.595	08/15/2006	Hyun-Ju Park	SUN-0166	2680	

TITLE OF INVENTION: CHIP DESIGN VERIFICATION APPARATUS AND DATA COMMUNICATION METHOD FOR THE SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$755	\$300	\$0	\$1055	09/29/2009

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT, PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 1SI. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FIEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE DEE and DURI ICATION DEE (if required). Blocks 1 through 5 should be completed where

maintenance fee notifica	tions.	ng the Patent, advance of nerwise in Block 1, by (lock 1 for any change of address)	Fe	ote: A certificate of	mailin	g can only be used fo	r domesti	c mailings of the
			pa ha	pers. Each addition ve its own certificat	al paper e of ma	r, such as an assignme iling or transmission.	nt or form	al drawing, must
23413 CANTOR COI 20 Church Stree 22nd Floor	LBURN, LLP t	V2009	I i St ad tra	Ce nereby certify that t ates Postal Service dressed to the Ma unsmitted to the USI	rtificate his Fee(with sur II Stop TO (57	e of Mailing or Trans s) Transmittal is being fficient postage for fir ISSUE FEE address T) 273-2885, on the d	mission g deposited at class ma above, or ate indicat	d with the United ill in an envelope being facsimile ted below.
Hartford, CT 06	103							(Depositor's name)
								(Signature)
			L					(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTO	R	ATTORNEY DOCKET NO. CONFIRMATIO			RMATION NO.
10/589,595	08/15/2006		Hyun-Ju Park			SUN-0166		2680
APPLN, TYPE	SMALL ENTITY	ISSUE FEE DUE	S AND DATA COMMU			TOTAL FEE(S) DUE	1 .	DATE DUE
	YES	\$755	\$300	\$0	B FBB			
nonprovisional				¬ 50		\$1055	(09/29/2009
EXAM		ART UNIT	CLASS-SUBCLASS	J				
ROSSOSHE		2825	716-005000 2. For printing on the					
I. Change of correspondence address or indication of "Fee Address" (37 CFR 1.561). Change of correspondence address (or Change of Correspondence Address (or Change of Correspondence Address form PTOSB/122) attached. Tee Address indication (or "Fee Address" Indication form PTOSB/47; Rev 03-02) or more recent) attached. Use of a Customer Number is required.			(I) the names of up or agents OR, alterna (2) the name of a sin registered attorney or	of a single firm (having as a member a corney or agent) and the names of up to patent attorneys or agents. If no name is a				
(A) NAME OF ASSI	less an assignee is ident h in 37 CFR 3.11. Comj GNEE	ified below, no assignee pletion of this form is NC	THE PATENT (print or to data will appear on the part a substitute for filing a (B) RESIDENCE: (CTI trinted on the patent):	patent. If an assig n assignment. 'Y and STATE OR	COUN	TRY)		
Advance Order -	o small entity discount j	permitted)	b. Payment of Fee(s): (Pl A check is enclosed Payment by credit c The Director is herel overpayment, to De	ard. Form PTO-203	8 is atta	ached. required fee(s), any de	ficiency, o	
	s SMALL ENTITY state	as. See 37 CFR 1.27.	b. Applicant is no lo					
interest as shown by the	a ruptication Fee (if req records of the United Sta	uired) will not be accepte ites Patent and Trademarl	ed from anyone other than k Office.	tne applicant; a reg	istered	attorney or agent; or th	ne assigned	or other party in
Authorized Signature				Date				
Typed or printed nam			Registration					
This collection of inform an application. Confiden submitting the completes this form and/or suggests Box 1450, Alexandria, V Alexandria, Virginia 223	nation is required by 37 C tiality is governed by 35 d application form to the ions for reducing this bu (irginia 22313-1450. DC k13-1450.	EFR 1.311. The informati U.S.C. 122 and 37 CFR USPTO. Time will var rden, should be sent to the ONOT SEND FEES OR	on is required to obtain or 1.14. This collection is ex- depending upon the industrial office COMPLETED FORMS	r retain a benefit by estimated to take 12 lividual case. Any c cer, U.S. Patent and TO THIS ADDRES	the pub minute ommen Trader S. SEN	lic which is to file (and is to complete, including to on the amount of timerk Office, U.S. Dep D TO: Commissioner	by the Using gathering the gour re- artment of for Patents	SPTO to process) ig, preparing, and quire to complete Commerce, P.O. s, P.O. Box 1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P O Box 1450 Alexandria, Virgima 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMATION N			
10/589,595	08/15/2006	Hyun-Ju Park	SUN-0166	2680		
23413 7	590 06/29/2009		EXAMINER			
CANTOR COLI	BURN, LLP	ROSSOSHEK, YELENA				
20 Church Street			ART UNIT	PAPER NUMBER		
22nd Floor Hartford, CT 0610	3		2825 DATE MAILED: 06/29/200	9		

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 199 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 199 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

Application No. Applicant(s) 10/589 595 PARK, HYUN-JU Notice of Allowability Fyaminer Art Unit 2825 Helen Rossoshek -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308. This communication is responsive to Amendment filed 06/05/2009. The allowed claim(s) is/are 1-26 and 28-39. Renimbered (37 CFR 1.126). 3. Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) 🛛 All b) ☐ Some* c) ☐ None of the: 1. A Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)). * Certified copies not received: _____. Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient. CORRECTED DRAWINGS (as "replacement sheets") must be submitted. (a) Including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d). 6. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL. Attachment(s) 1. | Notice of References Cited (PTO-892) 5. Notice of Informal Patent Application 2. Notice of Draftperson's Patent Drawing Review (PTO-948) Interview Summary (PTO-413), Paper No./Mail Date Information Disclosure Statements (PTO/SB/08). 7. T Examiner's Amendment/Comment Paper No./Mail Date 4. T Examiner's Comment Regarding Requirement for Deposit 8. X Examiner's Statement of Reasons for Allowance

9. ☐ Other .

of Biological Material

DETAILED ACTION

 This office action is in response to the Application 10/589,595 filed 08/15/2006 and amendment filed 06/05/2009.

Claims 1-26, 28-39 remain pending in the Application. Claim 27 has been cancelled.

Allowable Subject Matter

- Claims 1-26, 28-39 are allowed.
- 4. The following is an examiner's statement of reasons for allowance:

Applicants are disclosing a method and an apparatus for chip design verification including data communication is performed only when changes of the software IP or the target occur, that is, only when the event occurs, so that data transfer speed and efficiency are enhanced; moreover the interface means may generate multi clocks for independently operating the target to be directly applied, so that the delay caused by the multi clocks supplied from the computing system may be remarkably reduced, therefore a faster chip design verification speed may be assisted.

While these elements are individually disclosed in the prior art, the prior art of record does not meet the conditions as suggested in MPEP section 2132, namely:

"The identical invention must be shown in as complete detail as is contained in the ... claim." Richardson v. Suzuki Motor Co., 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989). The elements must be arranged as required by the claim, but this is not an **ipsissimis verbis** test, i.e., identity of terminology is not required. **In re Bond**, 910 F.2d 831, 15 USPQ2d 1566 (Fed. Cir. 1990)."

Application/Control Number: 10/589,595

Art Unit: 2825

In particular, the prior art of record does not disclose the specific arrangement of elements including a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Schubert et al. (US Patent 7,240,303) discloses techniques and systems for analysis, diagnosis and debugging fabricated hardware designs (abstract) including an electronic system may be able to execute a software program and in such case the HDL-based hardware debugger can communicate with a software tool which can debug the software program; the HDL-based hardware debugger may also communicate with hardware devices (col. 67, Il37-42), but lacks a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block

Application/Control Number: 10/589,595

Art Unit: 2825

which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively. Park et al. (US Patent 7,185,295) discloses a chip design verifying and chip testing apparatus including the interface means having a data applying means for applying the I/O file and/or test vector outputted from the storing means and a data storing means for storing data outputted from the chip (abstract), additionally when a portion including a cause of an error exists in the field programmable gate array that is a hardware model, a block including the cause of an error is corrected to produce the bit stream for the field programmable gate array, so that the field programmable gate array is reprogrammed; also, when a portion including a cause of an error exists in the ROM code that is a software model, the assembly code of the portion is corrected to update the ROM code (col. 18. II.53-60). but lacks a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively. Bade et al. (US Patent Application Publication 20020059054) discloses an integrated Application/Control Number: 10/589,595

Art Unit: 2825

design environment (IDE) for forming virtual embedded systems including forming finite state machine models of hardware components that are coupled to simulators of processor cores; a software debugger interface, which permits a software application to be loaded and executed on the virtual embedded system (abstract), including interface, which provides a display and control of a different aspect of the system, which is particularly beneficial in developing low-level software routine or when integrating hardware and software partitions (¶ [0104]), but lacks a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is (571)272-1905. The examiner can normally be reached on 7:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/589,595 Page 6

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HR 06/18/2009 /Helen Rossoshek/ Primary Examiner, Art Unit 2825